

HPCMP PUPR-IPPCC 2011 LN1: CUDA Overview

S.V. Providence

Department of Computer Science

## Hampton University

Hampton, Virginia 23668 stephen.providence@hamptonu.edu (757)728-6406 (voice mail)

Polytechnic University of Puerto Rico Intermediate Parallel Programming & Cluster Computing, Thursday, Aug. 4<sup>th</sup>, 2011

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへの

Stephen V. Providence Ph.D. High Performance Computing Modernization Program

うせん 正正 スポットボット 白マ

### Introduction

- GPU Hardware
- Programming Model
- Conclusion

・ロ> < 回> < 回> < 回> < 回> < 回</li>

- Introduction
- GPU Hardware
- Programming Model
- Conclusion

・ロ> < 回> < 回> < 回> < 回> < 回</li>

- Introduction
- GPU Hardware
- Programming Model
- Conclusion

<ロ> <同> <同> <同> <同> <同> <同> <同> <同> <同</p>

- Introduction
- GPU Hardware
- Programming Model
- Conclusion

<ロ> <同> <同> <同> <同> <同> <同> <同> <同> <同</p>

## 100s of cores

- Programmable
- Can be installed in most desktops



Figure: Tesla C1060

- Central to the second fastest computer on Earth (top500.org)
- Similar in price to CPU

◆□▶ ◆□▶ ◆□▶ ◆□▶ ●□□ のQ@

- 100s of cores
- Programmable
- Can be installed in most desktops



Figure: Tesla C1060

- Central to the second fastest computer on Earth (top500.org)
- Similar in price to CPU

◆□▶ ◆□▶ ◆□▶ ◆□▶ ●□□ のQ@

- 100s of cores
- Programmable
- Can be installed in most desktops



Figure: Tesla C1060

- Central to the second fastest computer on Earth (top500.org)
- Similar in price to CPU

<ロ> <同> <同> < 回> < 回> < 回> < 回</p>

- 100s of cores
- Programmable
- Can be installed in most desktops



#### Figure: Tesla C1060

- Central to the second fastest computer on Earth (top500.org)
- Similar in price to CPU

<ロ> <同> <同> < 回> < 回> < 回> < 回</p>

- 100s of cores
- Programmable
- Can be installed in most desktops



Figure: Tesla C1060

- Central to the second fastest computer on Earth (top500.org)
- Similar in price to CPU

▲□ > ▲ Ξ > ▲ Ξ > Ξ Ξ - 의 Q ()


- 100s of cores
- Programmable
- Can be installed in most desktops



Figure: Tesla C1060


- Central to the second fastest computer on Earth (top500.org)
- Similar in price to CPU

▲□ > ▲ Ξ > ▲ Ξ > Ξ Ξ - 의 Q ()




#### Figure: nvidia.com

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶




#### Figure: nvidia.com



#### Figure: nvidia.com



M procs w/ N cores ea. & dvgt threads may exe in parallel



#### Figure: nvidia.com


SIMD - cores share IU w/ other cores in MP

Stephen V. Providence Ph.D. High Performance Computing Modernization Program

<ロ> <同> <同> < 回> < 回> < 回> < 回</p>



M procs w/ N cores ea. & dvgt threads may exe in parallel



#### Figure: nvidia.com


SIMD - cores share IU w/ other cores in MP

Stephen V. Providence Ph.D. High Performance Computing Modernization Program

▲ Ξ ▶ ▲ Ξ ▶ Ξ ΙΞ · · · · Q @



M procs w/ N cores ea. & dvgt threads may exe in parallel



#### Figure: nvidia.com

SIMD - cores share IU w/ other cores in MP


Stephen V. Providence Ph.D. High Performance Computing Modernization Program

< < >> < <</>

▲ Ξ ▶ ▲ Ξ ▶ Ξ ΙΞ · · · · Q @



 Procs have 32-bit regs & canst/text caches are R/O & are faster that shared mem



#### Figure: nvidia.com

#### MPs have shared mem, const. & texture caches


Stephen V. Providence Ph.D. High Performance Computing Modernization Program

▶ < Ξ

1 = 1 = 1 A C



 Procs have 32-bit regs & canst/text caches are R/O & are faster that shared mem



#### Figure: nvidia.com


#### MPs have shared mem, const. & texture caches

Stephen V. Providence Ph.D. High Performance Computing Modernization Program

EL OQC



 Procs have 32-bit regs & canst/text caches are R/O & are faster that shared mem



#### Figure: nvidia.com

MPs have shared mem, const. & texture caches

= 200

## • 933 GFLOPS peak performance

- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- I GB DDR3 dedicated memory



イロト イポト イヨト イヨト

- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- I GB DDR3 dedicated memory



イロト イポト イヨト イヨト

- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- I GB DDR3 dedicated memory



High Performance Computing Modernization Program

イロト イポト イヨト イヨト

- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- I GB DDR3 dedicated memory



・ロト ・ 同ト ・ ヨト ・ ヨ

- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor</p>
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- I GB DDR3 dedicated memory



・ロト ・ 同 ト ・ ヨ ト ・

- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor</p>
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- I GB DDR3 dedicated memory



・ロト ・ 同 ト ・ ヨ ト ・

- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor</p>
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- I GB DDR3 dedicated memory



- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor</p>
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- I GB DDR3 dedicated memory



High Performance Computing Modernization Program

A B + A B +
 A
 B
 A
 B
 A
 B
 A
 B
 A
 B
 A
 B
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor</p>
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- I GB DDR3 dedicated memory



High Performance Computing Modernization Program

A B + A B +
 A
 B
 A
 B
 A
 B
 A
 B
 A
 B
 A
 B
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- 1 GB DDR3 dedicated memory



- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- 1 GB DDR3 dedicated memory



- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- 1 GB DDR3 dedicated memory



Figure: nvidia.com

- 933 GFLOPS peak performance
- 10 thread processing clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- 16384 registers per multiprocessor
- 16 KB shared memory per multiprocessor
- 64 KB constant cache per multiprocessor
- 6 KB < texture cache < 8 KB per multiprocessor
- 1.3 GHz clock rate
- Single and double-precision floating-point calculation
- 1 GB DDR3 dedicated memory




Figure: nvidia.com

## GPU H/W Parallel Computing Arch


## thread scheduler

- thread processing clusters
- atomic Tex L2
- Memory




## GPU H/W Parallel Computing Arch

- thread scheduler
- thread processing clusters
- atomic Tex L2
- Memory




## GPU H/W Parallel Computing Arch

- thread scheduler
- thread processing clusters
- atomic Tex L2
- Memory



## GPU H/W Parallel Computing Arch

- thread scheduler
- thread processing clusters
- atomic Tex L2
- Memory



#### Hardware-based

- Manages scheduling threads across thread processing clusters
- Nearly 100% utilization: If a thread is waiting for memory access, the scheduler can perform a zero-cost, immediate context switch to another thread
- Up to 30,720 threads on the GPU

- Hardware-based
- Manages scheduling threads across thread processing clusters
- Nearly 100% utilization: If a thread is waiting for memory access, the scheduler can perform a zero-cost, immediate context switch to another thread
- Up to 30,720 threads on the GPU


- Hardware-based
- Manages scheduling threads across thread processing clusters
- Nearly 100% utilization: If a thread is waiting for memory access, the scheduler can perform a zero-cost, immediate context switch to another thread
- Up to 30,720 threads on the GPU

- Hardware-based
- Manages scheduling threads across thread processing clusters
- Nearly 100% utilization: If a thread is waiting for memory access, the scheduler can perform a zero-cost, immediate context switch to another thread
- Up to 30,720 threads on the GPU

#### GPU H/W thread proc cluster

# • TF - texture filtering

IU - instruction unit




#### Figure: nvidia.com

Stephen V. Providence Ph.D. High Performance Computing Modernization Program

#### GPU H/W thread proc cluster

- TF texture filtering
- IU instruction unit




#### Figure: nvidia.com

Stephen V. Providence Ph.D. High Performance Computing Modernization Program

#### GPU H/W thread proc cluster

- TF texture filtering
- IU instruction unit



#### Figure: nvidia.com

## Level 2 Cache

#### Shared by all thread processing clusters

## Atomic

- Ability to perform read-modify-write operations to memory
- Allows granular access to memory locations
- Provides parallel reductions and parallel data structure management

◆□▶ ◆□▶ ◆□▶ ◆□▶ ●□□ のQ@

## Level 2 Cache

## Shared by all thread processing clusters

## • Atomic

- Ability to perform read-modify-write operations to memory
- Allows granular access to memory locations
- Provides parallel reductions and parallel data structure management

## Level 2 Cache

# • Shared by all thread processing clusters

# Atomic

- Ability to perform read-modify-write operations to memory
- Allows granular access to memory locations
- Provides parallel reductions and parallel data structure management

- Level 2 Cache
- Shared by all thread processing clusters
- Atomic
  - Ability to perform read-modify-write operations to memory
  - Allows granular access to memory locations
  - Provides parallel reductions and parallel data structure management

- Level 2 Cache
- Shared by all thread processing clusters
- Atomic
  - Ability to perform read-modify-write operations to memory
  - Allows granular access to memory locations
  - Provides parallel reductions and parallel data structure management

- Level 2 Cache
- Shared by all thread processing clusters
- Atomic
  - Ability to perform read-modify-write operations to memory
  - Allows granular access to memory locations
  - Provides parallel reductions and parallel data structure management

## Dynamic power management

- Power consumption is based on utilization
  - Idle/2D power mode: 25 W
  - Blu-ray DVD playback mode: 35 W
  - Full 3D performance mode: worst case 236 W ? HybridPower mode: 0 W
    - On an nForce motherboard, when not performing, the GPU can be powered off and computation can be diverted to the motherboard GPU (mGPU)

## Dynamic power management

## Power consumption is based on utilization

- Idle/2D power mode: 25 W
- Blu-ray DVD playback mode: 35 W
- Full 3D performance mode: worst case 236 W ? HybridPower mode: 0 W
  - On an nForce motherboard, when not performing, the GPU can be powered off and computation can be diverted to the motherboard GPU (mGPU)

## Dynamic power management

## Power consumption is based on utilization

- Idle/2D power mode: 25 W
- Blu-ray DVD playback mode: 35 W
- Full 3D performance mode: worst case 236 W ? HybridPower mode: 0 W
  - On an nForce motherboard, when not performing, the GPU can be powered off and computation can be diverted to the motherboard GPU (mGPU)

- Dynamic power management
- Power consumption is based on utilization
  - Idle/2D power mode: 25 W
  - Blu-ray DVD playback mode: 35 W
  - Full 3D performance mode: worst case 236 W ? HybridPower mode: 0 W
    - On an nForce motherboard, when not performing, the GPU can be powered off and computation can be diverted to the motherboard GPU (mGPU)

- Dynamic power management
- Power consumption is based on utilization
  - Idle/2D power mode: 25 W
  - Blu-ray DVD playback mode: 35 W
  - Full 3D performance mode: worst case 236 W ? HybridPower mode: 0 W
    - On an nForce motherboard, when not performing, the GPU can be powered off and computation can be diverted to the motherboard GPU (mGPU)

- Dynamic power management
- Power consumption is based on utilization
  - Idle/2D power mode: 25 W
  - Blu-ray DVD playback mode: 35 W
  - Full 3D performance mode: worst case 236 W ? HybridPower mode: 0 W
    - On an nForce motherboard, when not performing, the GPU can be powered off and computation can be diverted to the motherboard GPU (mGPU)

## • 10 Thread Processing Clusters (TPC)

- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- RPO raster operation processors (for graphics)
- 1024 MB frame buffer for displaying images
- Texture (L2) Cache

- 10 Thread Processing Clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- RPO raster operation processors (for graphics)
- 1024 MB frame buffer for displaying images
- Texture (L2) Cache


- 10 Thread Processing Clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- RPO raster operation processors (for graphics)
- 1024 MB frame buffer for displaying images
- Texture (L2) Cache

- 10 Thread Processing Clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- RPO raster operation processors (for graphics)
- 1024 MB frame buffer for displaying images
- Texture (L2) Cache

- 10 Thread Processing Clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- RPO raster operation processors (for graphics)
- 1024 MB frame buffer for displaying images
- Texture (L2) Cache

- 10 Thread Processing Clusters (TPC)
- 3 multiprocessors per TPC
- 8 cores per multiprocessor
- RPO raster operation processors (for graphics)
- 1024 MB frame buffer for displaying images
- Texture (L2) Cache

#### GPU H/W 240 core GPU image



#### Figure: nvidia.com

き▶ ★ き▶ き|き わへ⊙

- The GPU was intended for graphics only, not general purpose computing.
- The programmer needed to rewrite the program in a graphics language, such as OpenGL
- Complicated

## PRESENT

- NVIDIA developed CUDA, a language for general purpose GPU computing
- Simple

◆□▶ ◆□▶ ◆□▶ ◆□▶ ●□□ のQ@

- The GPU was intended for graphics only, not general purpose computing.
- The programmer needed to rewrite the program in a graphics language, such as OpenGL
- Complicated

# PRESENT

- NVIDIA developed CUDA, a language for general purpose GPU computing
- Simple

◆□▶ ◆□▶ ◆□▶ ◆□▶ ●□□ のQ@

- The GPU was intended for graphics only, not general purpose computing.
- The programmer needed to rewrite the program in a graphics language, such as OpenGL
- Complicated
- PRESENT
  - NVIDIA developed CUDA, a language for general purpose GPU computing
  - Simple

- The GPU was intended for graphics only, not general purpose computing.
- The programmer needed to rewrite the program in a graphics language, such as OpenGL
- Complicated
- PRESENT
  - NVIDIA developed CUDA, a language for general purpose GPU computing
  - Simple

## • Compute Unified Device Architecture

- Extension of the C language
- Used to control the device
- The programmer specifies CPU and GPU functions
  - The host code can be C++
  - Device code may only be C
- The programmer specifies thread layout

## • Compute Unified Device Architecture

- Extension of the C language
- Used to control the device
- The programmer specifies CPU and GPU functions
  - The host code can be C++
  - Device code may only be C
- The programmer specifies thread layout

▲□ ▶ ▲ ■ ▶ ▲ ■ ▶ ▲ ■ ■ ● ● ●

- Compute Unified Device Architecture
- Extension of the C language
- Used to control the device
- The programmer specifies CPU and GPU functions
  - The host code can be C++
  - Device code may only be C
- The programmer specifies thread layout

- Compute Unified Device Architecture
- Extension of the C language
- Used to control the device
- The programmer specifies CPU and GPU functions
  - The host code can be C++
  - Device code may only be C
- The programmer specifies thread layout

- Compute Unified Device Architecture
- Extension of the C language
- Used to control the device
- The programmer specifies CPU and GPU functions
  - The host code can be C++
  - Device code may only be C
- The programmer specifies thread layout

- Compute Unified Device Architecture
- Extension of the C language
- Used to control the device
- The programmer specifies CPU and GPU functions
  - The host code can be C++
  - Device code may only be C
- The programmer specifies thread layout

▲冊 ▶ ▲ 臣 ▶ ▲ 臣 ▶ 三 臣 ● の Q @

- Compute Unified Device Architecture
- Extension of the C language
- Used to control the device
- The programmer specifies CPU and GPU functions
  - The host code can be C++
  - Device code may only be C
- The programmer specifies thread layout

▲冊 ▶ ▲ 臣 ▶ ▲ 臣 ▶ 三 臣 ● の Q @

## • Threads are organized into blocks.

- Blocks are organized into a grid.
- A multiprocessor executes one block at a time.
- A warp is the set of threads executed in parallel.
- 32 threads in a warp

- Threads are organized into blocks.
- Blocks are organized into a grid.
- A multiprocessor executes one block at a time.
- A warp is the set of threads executed in parallel.
- 32 threads in a warp

- Threads are organized into blocks.
- Blocks are organized into a grid.
- A multiprocessor executes one block at a time.
- A warp is the set of threads executed in parallel.
- 32 threads in a warp


- Threads are organized into blocks.
- Blocks are organized into a grid.
- A multiprocessor executes one block at a time.
- A warp is the set of threads executed in parallel.
- 32 threads in a warp

◎ ▶ ▲ 三 ▶ ▲ 三 ▶ 三 三 ● ○ ○ ○

- Threads are organized into blocks.
- Blocks are organized into a grid.
- A multiprocessor executes one block at a time.
- A warp is the set of threads executed in parallel.
- 32 threads in a warp

◎ ▶ ▲ 三 ▶ ▲ 三 ▶ 三 三 ● ○ ○ ○

## Programming Model thread layout



#### Figure: nvidia.com

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

## • GPU and CPU execute different types of code.

- CPU runs the main program, sending tasks to the GPU in the form of kernel functions
- Multiple kernel functions may be declared and called.
- Only one kernel may be called at a time.

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへの

- GPU and CPU execute different types of code.
- CPU runs the main program, sending tasks to the GPU in the form of kernel functions
- Multiple kernel functions may be declared and called.
- Only one kernel may be called at a time.


▲圖▶▲圖▶▲圖▶ ▲圖■ のQ@

- GPU and CPU execute different types of code.
- CPU runs the main program, sending tasks to the GPU in the form of kernel functions
- Multiple kernel functions may be declared and called.
- Only one kernel may be called at a time.

- GPU and CPU execute different types of code.
- CPU runs the main program, sending tasks to the GPU in the form of kernel functions
- Multiple kernel functions may be declared and called.
- Only one kernel may be called at a time.

▲冊 ▶ ▲ 臣 ▶ ▲ 臣 ▶ 三 臣 ● の Q @

# Programming Model



#### Figure: nvidia.com

```
CPU C program
                                                       CUDA C program
void add matrix cpu
                                                         global void add matrix gpu
                                                                   (float *a, float *b, float *c, int N)
            (float *a, float *b, float *c, int N)
                                                          int i=blockldx.x*blockDim.x+threadldx.x;
    int i. i. index:
                                                          int i=blockldx.v*blockDim.v+threadldx.v;
  for (i=0;i<N;i++) {
                                                          int index =i+j*N;
   for (j=0;j<N;j++) {
                                                          if( i <N && i <N) c[index]=a[index]+b[index];
      index =i+j*N;
      c[index]=a[index]+b[index];
                                                       void main()
void main()
                                                          dim3 dimBlock (blocksize,blocksize);
                                                          dim3 dimGrid (N/dimBlock.x,N/dimBlock.y);
     add_matrix(a,b,c,N);
                                                          add matrix gpu<<<dimGrid,dimBlock>>>(a,b,c,N);
```

#### Figure: nvidia.com

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

### SIMD causes some problems

- GPU computing is a good choice for fine-grained data-parallel programs with limited communication
- GPU computing is not so good for coarse-grained programs with a lot of communication
- The GPU has become a co-processor to the CPU

◎ ▶ ▲ 三 ▶ ▲ 三 ▶ 三 三 ● ○ ○ ○

- SIMD causes some problems
- GPU computing is a good choice for fine-grained data-parallel programs with limited communication
- GPU computing is not so good for coarse-grained programs with a lot of communication
- The GPU has become a co-processor to the CPU

- SIMD causes some problems
- GPU computing is a good choice for fine-grained data-parallel programs with limited communication
- GPU computing is not so good for coarse-grained programs with a lot of communication
- The GPU has become a co-processor to the CPU

▲冊 ▶ ▲ 臣 ▶ ▲ 臣 ▶ 三 臣 ● の Q @

- SIMD causes some problems
- GPU computing is a good choice for fine-grained data-parallel programs with limited communication
- GPU computing is not so good for coarse-grained programs with a lot of communication
- The GPU has become a co-processor to the CPU

◎ ▶ ▲ 三 ▶ ▲ 三 ▶ 三 三 ● ○ ○ ○

# For Further Reading I



## 🛸 Michael J. Quinn.

Parallel Programming in C with MPI and OpenMP McGraw-Hill, 2004

- J. Sanders, E. Kandrot, CUDA By Example: An Introduction to General-Purpose GPU Programming, Nvidia, 2011
- Board of Trustees of the University of Illinois, 2011 NCSA News.

http://www.ncsa.ilinois.edu/BlueWaters/systems.html

B. Sinharoy, et al. IBM POWER7 Multicore Server Processor IBM J. Res. & Dev. Vol. 55 No. 3 Paper 1 May/June 2011

<ロ> <同> <同> < 回> < 回> < 回> < 回</p>

# For Further Reading II

- Jeffrey Vetter, Dick Glassbrook, Jack Dongarra, Richard Fujimoto, Thomas Schulthess, Karsten Schwan Keeneland - Enabling Heterogenous Computing for the Open Science Community Supercomputing Conference 2010, New Orleans, Louisiana
- C. Zeller, Nvidia Corporation
   C. Zeller CUDA C Basics
   Supercomputing Conference 2010, New Orleans, Louisiana

▲□ → ▲ 三 → ▲ 三 → 三 三 → の < (~