

Supercomputing in Plain English


Multicore Madness

Henry Neeman, Director

OU Supercomputing Center for Education & Research (OSCER)

University of Oklahoma

Tuesday March 12 2013







This is an experiment!

It's the nature of these kinds of videoconferences that FAILURES ARE GUARANTEED TO HAPPEN! NO PROMISES!

So, please bear with us. Hopefully everything will work out well enough.

If you lose your connection, you can retry the same kind of connection, or try connecting another way.

Remember, if all else fails, you always have the toll free phone bridge to fall back on.







H.323 (Polycom etc) #1

If you want to use H.323 videoconferencing – for example, Polycom – then:

- If you AREN'T registered with the OneNet gatekeeper (which is probably the case), then:
 - Dial 164.58.250.47
 - Bring up the virtual keypad.
 On some H.323 devices, you can bring up the virtual keypad by typing:
 - (You may want to try without first, then with; some devices won't work with the #, but give cryptic error messages about it.)
 - When asked for the conference ID, or if there's no response, enter: 0409
 - On most but not all H.323 devices, you indicate the end of the ID with:







H.323 (Polycom etc) #2

If you want to use H.323 videoconferencing – for example, Polycom – then:

If you ARE already registered with the OneNet gatekeeper (most institutions aren't), dial:

2500409

Many thanks to Skyler Donahue and Steven Haldeman of OneNet for providing this.







Wowza #1

You can watch from a Windows, MacOS or Linux laptop using Wowza from either of the following URLs:

http://www.onenet.net/technical-resources/video/sipe-stream/

OR

https://vcenter.njvid.net/videos/livestreams/page1/

Wowza behaves a lot like YouTube, except live.

Many thanks to Skyler Donahue and Steven Haldeman of OneNet and Bob Gerdes of Rutgers U for providing this.







Wowza #2

Wowza has been tested on multiple browsers on each of:

- Windows (7 and 8): IE, Firefox, Chrome, Opera, Safari
- MacOS X: Safari, Firefox
- Linux: Firefox, Opera

We've also successfully tested it on devices with:

- Android
- iOS

However, we make no representations on the likelihood of it working on your device, because we don't know which versions of Android or iOS it might or might not work with.







Wowza #3

If one of the Wowza URLs fails, try switching over to the other one.

If we lose our network connection between OU and OneNet, then there may be a slight delay while we set up a direct connection to Rutgers.







Toll Free Phone Bridge

IF ALL ELSE FAILS, you can use our toll free phone bridge:

800-832-0736

* 623 2847 #

Please mute yourself and use the phone to listen.

Don't worry, we'll call out slide numbers as we go.

Please use the phone bridge **ONLY** if you cannot connect any other way: the phone bridge can handle only 100 simultaneous connections, and we have over 350 participants.

Many thanks to OU CIO Loretta Early for providing the toll free phone bridge.







Please Mute Yourself

No matter how you connect, please mute yourself, so that we cannot hear you.

(For Wowza, you don't need to do that, because the information only goes from us to you, not from you to us.)

At OU, we will turn off the sound on all conferencing technologies.

That way, we won't have problems with echo cancellation.

Of course, that means we cannot hear questions.

So for questions, you'll need to send e-mail.







Questions via E-mail Only

Ask questions by sending e-mail to:

sipe2013@gmail.com

All questions will be read out loud and then answered out loud.







TENTATIVE Schedule

Tue Jan 22: Overview: What the Heck is Supercomputing?

Tue Jan 29: The Tyranny of the Storage Hierarchy

Tue Feb 5: Instruction Level Parallelism

Tue Feb 12: Stupid Compiler Tricks

Tue Feb 19: Shared Memory Multithreading

Tue Feb 26: Distributed Multiprocessing

Tue March 5: Applications and Types of Parallelism

Tue March 12: Multicore Madness

Tue March 19: NO SESSION (OU's Spring Break)


Tue March 26: High Throughput Computing

Tue Apr 2: GPGPU: Number Crunching in Your Graphics Card

Tue Apr 9: Grab Bag: Scientific Libraries, I/O Libraries,

Visualization









Supercomputing Exercises #1

Want to do the "Supercomputing in Plain English" exercises?

■ The 3rd exercise will be posted soon at:

http://www.oscer.ou.edu/education/

• If you don't yet have a supercomputer account, you can get a temporary account, just for the "Supercomputing in Plain English" exercises, by sending e-mail to:

hneeman@ou.edu

Please note that this account is for doing the <u>exercises only</u>, and will be shut down at the end of the series. It's also available only to those at institutions in the USA.

■ This week's Introductory exercise will teach you how to compile and run jobs on OU's big Linux cluster supercomputer, which is named Boomer.







Supercomputing Exercises #2

You'll be doing the exercises on your own (or you can work with others at your local institution if you like).

These aren't graded, but we're available for questions:

hneeman@ou.edu







Thanks for helping!

OU IT

- OSCER operations staff (Brandon George, Dave Akin, Brett Zimmerman, Josh Alexander, Patrick Calhoun)
- Horst Severini, OSCER Associate Director for Remote & Heterogeneous Computing

Tue March 12 2013

- Debi Gentis, OU Research IT coordinator
- Kevin Blake, OU IT (videographer)
- Chris Kobza, OU IT (learning technologies)
- Mark McAvoy
- Kyle Keys, OU National Weather Center
- James Deaton, Skyler Donahue and Steven Haldeman, OneNet
- Bob Gerdes, Rutgers U
- Lisa Ison, U Kentucky
- Paul Dave, U Chicago





This is an experiment!

It's the nature of these kinds of videoconferences that FAILURES ARE GUARANTEED TO HAPPEN! NO PROMISES!

So, please bear with us. Hopefully everything will work out well enough.

If you lose your connection, you can retry the same kind of connection, or try connecting another way.

Remember, if all else fails, you always have the toll free phone bridge to fall back on.







Coming in 2013!

From Computational Biophysics to Systems Biology, May 19-21, Norman OK

Great Plains Network Annual Meeting, May 29-31, Kansas City

XSEDE2013, July 22-25, San Diego CA

IEEE Cluster 2013, Sep 23-27, Indianapolis IN


OKLAHOMA SUPERCOMPUTING SYMPOSIUM 2013, Oct 1-2, Norman OK

SC13, Nov 17-22, Denver CO





OK Supercomputing Symposium 2013



2003 Keynote: Peter Freeman **NSF** Computer & Information Science & Engineering **Assistant Director**



2004 Keynote: Sangtae Kim NSF Shared Cyberinfrastructure **Division Director**



2005 Keynote: Walt Brooks NASA Advanced Supercomputing **Division Director**



2006 Keynote: Dan Atkins Head of NSF's Office of Cyberinfrastructure Computing Center



2007 Keynote: Jay Boisseau Director Texas Advanced U. Texas Austin



2008 Keynote: José Munoz Deputy Office Director/ Senior Scientific Advisor NSF Office of Cyberinfrastructure



2009 Keynote: **Douglass Post** Chief Scientist US Dept of Defense **HPC Modernization** Program



2010 Keynote: Horst Simon **Deputy Director** Lawrence Berkeley National Science **National Laboratory**



2011 Keynote: Barry Schneider Program Manager **Foundation**



2012 Keynote: Thom Dunning Director National Center for Supercomputing Applications

2013 Keynote to be announced!

FREE! Wed Oct 2 2013 @ OU

http://symposium2013.oscer.ou.edu/

Reception/Poster Session Tue Oct 1 2013 @ OU Symposium Wed Oct 2 2013 @ OU







Supercomputing in Plain English: Multicore Tue March 12 2013





Outline

- The March of Progress
- Multicore/Many-core Basics
- Software Strategies for Multicore/Many-core
- A Concrete Example: Weather Forecasting







The March of Progress



OU's TeraFLOP Cluster, 2002

10 racks @ 1000 lbs per rack 270 Pentium4 Xeon CPUs,

2.0 GHz, 512 KB L2 cache

270 GB RAM, 400 MHz FSB

8 TB disk

Myrinet2000 Interconnect

100 Mbps Ethernet Interconnect

OS: Red Hat Linux

Peak speed: 1.08 TFLOPs

(1.08 trillion calculations per second)

One of the first Pentium4 clusters!






boomer.oscer.ou.edu








TeraFLOP, Prototype 2006



4 years from room to research chip!



http://news.com.com/2300-1006_3-6119652.html







What does 1 TFLOPs Look Like?

1997: Room



ASCI RED^[13]
Sandia National Lab

2002: Row



boomer.oscer.ou.edu In service 2002-5: 11 racks

2012: Card



AMD FirePro W9000^[14]





Intel MIC Xeon PHI^[16]





Supercomputing in Plain English: Multicore Tue March 12 2013






Moore's Law

- In 1965, Gordon Moore was an engineer at Fairchild Semiconductor.
- He noticed that the number of transistors that could be squeezed onto a chip was doubling about every 18 months.
- It turns out that computer speed is roughly proportional to the number of transistors per unit area.
- Moore wrote a paper about this concept, which became known as "Moore's Law."







































































Fastest Supercomputer vs. Moore





Supercomputing in Plain English: Multicore Tue March 12 2013



The Tyranny of the Storage Hierarchy





The Storage Hierarchy



Fast, expensive, few



Slow, cheap, a lot

Registers

- Cache memory
- Main memory (RAM)
- Hard disk
- Removable media (CD, DVD etc)
- Internet



[5]







RAM is Slow

The speed of data transfer between Main Memory and the CPU is much slower than the speed of calculating, so the CPU spends most of its time waiting for data to come in or go out.




307 GB/sec^[6]



Bottleneck

4.4 GB/sec^[7] (1.4%)











Why Have Cache?

Cache is much closer to the speed of the CPU, so the CPU doesn't have to wait nearly as long for stuff that's already in cache: it can do more operations per second!



27 GB/sec (9%)^[7]

4.4 GB/sec^[7]











A Laptop

Dell Latitude Z600^[4]



- Intel Core2 Duo SU96001.6 GHz w/3 MB L2 Cache
- 4 GB 1066 MHz DDR3 SDRAM
- 256 GB SSD Hard Drive
- DVD+RW/CD-RW Drive (8x)
- 1 Gbps Ethernet Adapter



Storage Speed, Size, Cost


Laptop	Registers (Intel Core2 Duo 1.6 GHz)	Cache Memory (L2)	Main Memory (1066MHz DDR3 SDRAM)	Hard Drive (SSD)	Ethernet (1000 Mbps)	DVD <u>+</u> R (16x)	Phone Modem (56 Kbps)
Speed (MB/sec) [peak]	314,573 ^[6] (12,800 MFLOP/s*)	27,276 [7]	4500 [7]	250	125	22 [10]	0.007
Size (MB)	464 bytes**	3	4096	256,000	unlimited	unlimited	unlimited
Cost (\$/MB)	_	\$285 [13]	\$0.03 [12]	\$0.002 [12]	charged per month (typically)	\$0.00005	charged per month (typically)

^{*} MFLOP/s: millions of floating point operations per second

^{** 16 64-}bit general purpose registers, 8 80-bit floating point registers, 16 128-bit floating point vector registers













Storage Use Strategies

- **Register reuse**: Do a lot of work on the same data before working on new data.
- <u>Cache reuse</u>: The program is much more efficient if all of the data and instructions fit in cache; if not, try to use what's in cache a lot before using anything that isn't in cache.
- **Data locality**: Try to access data that are near each other in memory before data that are far.
- <u>I/O efficiency</u>: Do a bunch of I/O all at once rather than a little bit at a time; don't mix calculations and I/O.







A Concrete Example

- Consider a cluster with Sandy Bridge CPUs: oct core, 2.0 GHz, 1333 MHz quad channel QPI.
- The theoretical peak CPU speed is 128 GFLOPs (double precision) per CPU chip, and in practice the benchmark per core as 89% of that (100+% for a single core due to automatic overclocking). For a dual chip node, the peak is 256 GFLOPs.
- Each double precision calculation is 2 8-byte operands and one 8-byte result, so 24 bytes get moved between RAM and CPU.
- So, in theory each node could consume up to 5722 GB/sec.
- The sustained RAM bandwidth is around 60-70 GB/sec.
- So, even at theoretical peak, any code that does less than around 80 calculations <u>per byte</u> transferred between RAM and cache has speed limited by RAM bandwidth.





Good Cache Reuse Example





A Sample Application

Matrix-Matrix Multiply

Let A, B and C be matrices of sizes $nr \times nc$, $nr \times nk$ and $nk \times nc$, respectively:

$$\mathbf{A} = \begin{bmatrix} a_{1,1} & a_{1,2} & a_{1,3} & \cdots & a_{1,nc} \\ a_{2,1} & a_{2,2} & a_{2,3} & \cdots & a_{2,nc} \\ a_{3,1} & a_{3,2} & a_{3,3} & \cdots & a_{3,nc} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ a_{nr,1} & a_{nr,2} & a_{nr,3} & \cdots & a_{nr,nc} \end{bmatrix} \quad \mathbf{B} = \begin{bmatrix} b_{1,1} & b_{1,2} & b_{1,3} & \cdots & b_{1,nk} \\ b_{2,1} & b_{2,2} & b_{2,3} & \cdots & b_{2,nk} \\ b_{3,1} & b_{3,2} & b_{3,3} & \cdots & b_{3,nk} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ b_{nr,1} & b_{nr,2} & b_{nr,3} & \cdots & b_{nr,nk} \end{bmatrix} \quad \mathbf{C} = \begin{bmatrix} c_{1,1} & c_{1,2} & c_{1,3} & \cdots & c_{1,nc} \\ c_{2,1} & c_{2,2} & c_{2,3} & \cdots & c_{2,nc} \\ c_{3,1} & c_{3,2} & c_{3,3} & \cdots & c_{3,nc} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ c_{nk,1} & c_{nk,2} & c_{nk,3} & \cdots & c_{nk,nc} \end{bmatrix}$$

The definition of $A = B \cdot C$ is

$$a_{r,c} = \sum_{k=1}^{nk} b_{r,k} \cdot c_{k,c} = b_{r,1} \cdot c_{1,c} + b_{r,2} \cdot c_{2,c} + b_{r,3} \cdot c_{3,c} + \dots + b_{r,nk} \cdot c_{nk,c}$$

for $r \in \{1, nr\}, c \in \{1, nc\}.$







Matrix Multiply: Naïve Version


```
SUBROUTINE matrix matrix mult naive (dst, src1, src2, &
                                      nr, nc, nq)
  IMPLICIT NONE
  INTEGER, INTENT(IN) :: nr, nc, nq
  REAL, DIMENSION(nr,nc), INTENT(OUT) :: dst
  REAL, DIMENSION(nr, nq), INTENT(IN)
                                     :: src1
  REAL, DIMENSION(ng, nc), INTENT(IN) :: src2
  INTEGER :: r, c, q
  DO c = 1, nc
    DO r = 1, nr
      dst(r,c) = 0.0
      DO q = 1, nq
        dst(r,c) = dst(r,c) + src1(r,q) * src2(q,c)
      END DO
    END DO
  END DO
END SUBROUTINE matrix matrix mult naive
```







Performance of Matrix Multiply




Total Problem Size in bytes (nr*nc+nr*nq+nq*nc)







Tiling







Tiling

- <u>Tile</u>: A small rectangular subdomain of a problem domain.
 Sometimes called a <u>block</u> or a <u>chunk</u>.
- Tiling: Breaking the domain into tiles.
- Tiling strategy: Operate on each tile to completion, then move to the next tile.
- <u>Tile size</u> can be set at runtime, according to what's best for the machine that you're running on.







Tiling Code

```
SUBROUTINE matrix_matrix_mult_by_tiling (dst, src1, src2, nr, nc, nq, &
             rtilesize, ctilesize, qtilesize)
 &
  IMPLICIT NONE
  INTEGER, INTENT(IN) :: nr, nc, nq
  REAL, DIMENSION(nr,nc), INTENT(OUT) :: dst
  REAL, DIMENSION(nr, nq), INTENT(IN) :: src1
  REAL, DIMENSION(ng,nc), INTENT(IN) :: src2
  INTEGER,INTENT(IN) :: rtilesize, ctilesize, gtilesize
  INTEGER :: rstart, rend, cstart, cend, qstart, qend
  DO cstart = 1, nc, ctilesize
    cend = cstart + ctilesize - 1
    IF (cend > nc) cend = nc
    DO rstart = 1, nr, rtilesize
      rend = rstart + rtilesize - 1
      IF (rend > nr) rend = nr
      DO qstart = 1, nq, qtilesize
        gend = qstart + qtilesize - 1
        IF (qend > nq) qend = nq
        CALL matrix_matrix_mult_tile(dst, src1, src2, nr, nc, nq, &
                                     rstart, rend, cstart, cend, gstart, gend)
 &
      END DO
    END DO
  END DO
END SUBROUTINE matrix_matrix_mult_by_tiling
```







Multiplying Within a Tile

```
SUBROUTINE matrix matrix mult tile (dst, src1, src2, nr, nc, nq, &
               rstart, rend, cstart, cend, qstart, qend)
  IMPLICIT NONE
  INTEGER, INTENT(IN) :: nr, nc, nq
 REAL,DIMENSION(nr,nc),INTENT(OUT) :: dst
 REAL, DIMENSION(nr, nq), INTENT(IN) :: src1
 REAL, DIMENSION(ng,nc), INTENT(IN) :: src2
  INTEGER, INTENT(IN) :: rstart, rend, cstart, cend, qstart, qend
  INTEGER :: r, c, q
 DO c = cstart, cend
    DO r = rstart, rend
      IF (qstart == 1) dst(r,c) = 0.0
      DO q = qstart, qend
        dst(r,c) = dst(r,c) + src1(r,q) * src2(q,c)
      END DO
    END DO
 END DO
END SUBROUTINE matrix matrix mult tile
```





Reminder: Naïve Version, Again

```
SUBROUTINE matrix matrix mult naive (dst, src1, src2, &
                                      nr, nc, nq)
  IMPLICIT NONE
  INTEGER, INTENT(IN) :: nr, nc, nq
  REAL, DIMENSION(nr,nc), INTENT(OUT) :: dst
  REAL, DIMENSION(nr, nq), INTENT(IN) :: src1
  REAL, DIMENSION(ng, nc), INTENT(IN) :: src2
  INTEGER :: r, c, q
  DO c = 1, nc
    DO r = 1, nr
      dst(r,c) = 0.0
      DO q = 1, nq
        dst(r,c) = dst(r,c) + src1(r,q) * src2(q,c)
      END DO
    END DO
  END DO
END SUBROUTINE matrix matrix mult naive
```








Performance with Tiling

Matrix-Matrix Mutiply Via Tiling

Matrix-Matrix Mutiply Via Tiling (log-log)









The Advantages of Tiling

- It allows your code to <u>exploit data locality</u> better, to get much more cache reuse: your code runs faster!
- It's a relatively **modest amount of extra coding** (typically a few wrapper functions and some changes to loop bounds).
- <u>If you don't need</u> tiling because of the hardware, the compiler or the problem size then you can <u>turn it off by simply</u> setting the tile size equal to the problem size.







Why Does Tiling Work Here?

Cache optimization works best when the number of calculations per byte is large.

For example, with matrix-matrix multiply on an $n \times n$ matrix, there are $\mathbf{O}(n^3)$ calculations (on the order of n^3), but only $\mathbf{O}(n^2)$ bytes of data.

So, for large *n*, there are a huge number of calculations per byte transferred between RAM and cache.







Will Tiling Always Work?

Tiling **WON'T** always work. Why?

Well, tiling works well when:

- the order in which calculations occur doesn't matter much,
 AND
- there are lots and lots of calculations to do for each memory movement.

If either condition is absent, then tiling won't help.





Multicore/Many-core Basics






What is Multicore?

- In the olden days (that is, the first half of 2005), each CPU chip had one "brain" in it.
- Starting the second half of 2005, each CPU chip could have up to 2 *cores* (brains); starting in late 2006, 4 cores; starting in late 2008, 6 cores; in early 2010, 8 cores; in mid 2010, 12 cores; in 2011, 16 cores (AMD).
- <u>Jargon</u>: Each CPU chip plugs into a <u>socket</u>, so these days, to avoid confusion, people refer to <u>sockets</u> and <u>cores</u>, rather than CPUs or processors.
- Each core is just like a full blown CPU, except that it shares its socket (and maybe some of its cache) with one or more other cores and therefore shares its bandwidth to RAM with them.





Dual Core










Quad Core










Oct Core









The Challenge of Multicore: RAM

- Each socket has access to a certain amount of RAM, at a **fixed RAM bandwidth per SOCKET** or even per node.
- As the number of cores per socket increases, the contention for RAM bandwidth increases too.
- At 2 or even 4 cores in a socket, this problem isn't too bad. But at 16 or 32 or 80 cores, it can become **a huge problem**.
- So, applications that <u>are cache optimized</u> will get <u>big speedups</u>.
- But, applications whose performance is <u>limited by RAM</u>
 <u>bandwidth</u> are going to speed up only as fast as RAM bandwidth speeds up.
- RAM bandwidth speeds up much slower than CPU speeds up.







The Challenge of Multicore: Network

- Each node has access to a certain number of network ports, at a <u>fixed number of network ports per NODE</u>.
- As the number of cores per node increases, the <u>contention</u> for network ports increases too.
- At 2 or 4 cores in a socket, this problem isn't too bad. But at 16 or 32 or 80 cores, it can be **a huge problem**.
- So, applications that <u>do minimal communication</u> will get <u>big speedups</u>.
- But, applications whose performance is <u>limited by the</u>
 <u>number of MPI messages</u> are going to speed up very very little and may even crash the node.






A Concrete Example: Weather Forecasting





Weather Forecasting

Thu, 25 May 2006, 8 am CDT (13Z) Surface Temperature



http://www.caps.ou.edu/wx/p/r/conus/fcst/

CAPS/OU Experimental ADAS Anlys

CONUS, 210x128x50, dx=27 km

05/25/06 08:45 CDT









Weather Forecasting


- Weather forecasting is a <u>transport</u> problem.
- The goal is to predict future weather conditions by simulating the movement of fluids in Earth's atmosphere.
- The physics is the Navier-Stokes Equations.
- The numerical method is Finite Difference.







Cartesian Mesh









Finite Difference

$$unew(i,j,k) = F(uold, i, j, k, \Delta t) =$$

$$F(uold(i,j,k),$$

$$uold(i-1,j,k), uold(i+1,j,k),$$

$$uold(i,j-1,k), uold(i,j+1,k),$$


$$uold(i,j,k-1), uold(i,j,k+1), \Delta t)$$







Ghost Boundary Zones





Q

Virtual Memory



Virtual Memory

- Typically, the amount of main memory (RAM) that a CPU can <u>address</u> is larger than the amount of data physically present in the computer.
- For example, consider a laptop that can address 16 GB of main memory (roughly 16 billion bytes), but only contains 2 GB (roughly 2 billion bytes).









Virtual Memory (cont'd)

- Locality: Most programs don't jump all over the memory that they use; instead, they work in a particular area of memory for a while, then move to another area.
- So, you can offload onto hard disk much of the <u>memory</u> <u>image</u> of a program that's running.









Virtual Memory (cont'd)

- Memory is chopped up into many <u>pages</u> of modest size (e.g., 1 KB 32 KB; typically 4 KB).
- Only pages that have been recently used actually reside in memory; the rest are stored on hard disk.
- Hard disk is typically 0.1% as fast as main memory, so you get better performance if you rarely get a <u>page fault</u>, which forces a read from (and maybe a write to) hard disk: <u>exploit data locality!</u>







Cache vs. Virtual Memory

- Lines (cache) vs. pages (VM)
- Cache faster than RAM (cache) vs. RAM faster than disk
 (VM)









Virtual Memory

- Every CPU family today uses <u>virtual memory</u>, in which disk pretends to be a bigger RAM.
- Virtual memory capability <u>can't be turned off</u> (though you can turn off the ability to swap to disk).
- RAM is split up into <u>pages</u>, typically <u>4 KB</u> each.
- Each page is either **in RAM** or **out on disk**.
- To keep track of the pages, a <u>page table</u> notes whether each table is in RAM, where it is in RAM (that is, physical address and virtual address are different), and some other information.
- So, a 4 GB physical RAM would need over a million <u>page</u> <u>table entries</u> – and a 32 GB physical RAM as on Boomer would need over 32M page table entries.







Why Virtual Memory is Slow

- When you want to access a byte of memory, you have to find out whether it's in physical memory (RAM) or virtual disk (disk) – and the page table is in RAM!
- A page table of a 32 million entries can't fit in, for example, the 20 MB cache L3 cache on Boomer CPU chips and even if it could, that wouldn't leave much cache for actual data.
- So, each memory access (load or store) is actually 2 memory accesses: the first for the page table entry, and the second for the data itself.
- This is slow!
- And notice, this is assuming that you don't need more memory than your physical RAM.







The Notorious T.L.B.

- To speed up memory accesses, CPUs today have a special cache just for page table entries, known as the <u>Translation</u> <u>Lookaside Buffer</u> (TLB).
- The size of TLBs varies from 64 entries to 1024 entries, depending on chip families. At 4 KB pages, this means that the size of cache covered by the TLB varies from 256 KB to 4 MB.
- Some TLBs allow large pages (1 MB to a few GB) but the operating systems often provide poor or no support.







The T.L.B. on a Current Chip

On Intel Sandy Bridge, specifically E5-2650 (e.g., on Boomer):

- L3 cache size is 20 MB, shared among 8 cores.
- L2 cache size is 256 KB per core (dedicated to that core).
- Page size can be 4 KB or 2 MB/4 MB or 1 GB.
- Data TLB (DTLB) per core is:
 - 64 entries for 4 KB pages, covering 256 KB per core, **OR**
 - 32 entries for 2 MB/4 MB pages, covering 128 MB per core, **OR**
 - 4 entries for 1 GB pages, covering 4 GB per core.
- DTLB is 4-way set associative.
- Shared TLB (STLB), containing a second level of both instruction and data TLB, for the whole chip is:
 - 512 entries for 4 KB pages, covering 2 MB.
- A page table failure can cause a delay of hundreds of cycles. (This information is from [13].)







The T.L.B. on a Recent Chip

On Intel Sandy Bridge, specifically E5-2650 (e.g., on Boomer):

- L3 cache size is 20 MB.
- Page size is 4 KB or 2 MB/4 MB or 1 GB.
- DTLB in 4 KB mode only covers up to 256 KB cache per core (2 MB total over 8 cores).
- Mesh: At 100 vertical levels of 150 single precision variables, 2 MB is a 5 x 5 horizontal domain – <u>almost</u> <u>nothing but ghost zones!</u>
- The cost of a TLB miss can be hundreds of cycles, equivalent to hundreds or thousands of calculations!





Software Strategies for Weather Forecasting on Multicore/Many-core





Tiling NOT Good for Weather Codes

- Weather codes typically have on the order of 150 3D arrays used in each timestep (some transferred multiple times in the same timestep, but let's ignore that for simplicity).
- These arrays typically are single precision (4 bytes per floating point value).
- So, a typical weather code uses about 600 bytes per mesh zone per timestep.
- Weather codes typically do 5,000 to 10,000 calculations per mesh zone per timestep.
- So, the ratio of calculations to data is less than 20 to 1 much less than the ~80 to 1 needed (on 2012 hardware).







Weather Forecasting and Cache

- On current weather codes, data decomposition is per process. That is, each process gets one subdomain.
- As CPUs speed up and RAM sizes grow, the size of each processor's subdomain grows too.
- However, given RAM bandwidth limitations, this means that performance can only grow with RAM speed – which increases slower than CPU speed.
- If the codes were optimized for cache, would they speed up more?
- First: How to optimize for cache?







How to Get Good Cache Reuse?

- Multiple independent subdomains per processor.
- Each subdomain fits entirely in L3 cache.
- Each subdomain's page table entries fit entirely in the TLB.
- Expanded ghost zone stencil allows multiple timesteps before communicating with neighboring subdomains.
- Parallelize along the Z-axis as well as X and Y.
- Use higher order numerical schemes.
- Reduce the memory footprint as much as possible.

Coincidentally, this also reduces communication cost.







Cache Optimization Strategy: Tiling?

Would tiling work as a cache optimization strategy for weather forecasting codes?








Multiple Subdomains Per Core



Core 1







Core 2



Why Multiple Subdomains?

- If each subdomain fits in cache, then the CPU can bring all the data of a subdomain into cache, chew on it for a while, then move on to the next subdomain: lots of cache reuse!
- Oh, wait, what about the TLB? Better make the subdomains smaller! (So more of them.)
- But, doesn't tiling have the same effect?







Why Independent Subdomains?

- Originally, the point of this strategy was to hide the cost of communication.
- When you finish chewing up a subdomain, send its data to its neighbors non-blocking (MPI_Isend).
- While the subdomain's data is flying through the interconnect, work on other subdomains, which hides the communication cost.
- When it's time to work on this subdomain again, collect its data (MPI_Waitall).
- If you've done enough work, then the communication cost is zero.







Expand the Array Stencil

- If you expand the array stencil of each subdomain beyond the numerical stencil, then you don't have to communicate as often.
- When you communicate, instead of sending a slice along each face, send a slab, with extra stencil levels.
- In the first timestep after communicating, do extra calculations out to just inside the numerical stencil.
- In subsequent timesteps, calculate fewer and fewer stencil levels, until it's time to communicate again less total communication, and more calculations to hide the communication cost underneath!







An Extra Win!

- If you do all this, there's an amazing side effect: you get better cache reuse, because you stick with the same subdomain for a longer period of time.
- So, instead of doing, say, 5000 calculations per zone per timestep, you can do 15000 or 20000.
- So, you can better amortize the cost of transferring the data between RAM and cache.
- Downside: ratio of ghost zone RAM use to computed zone RAM use gets worse.
 - But RAM is cheap.







New Algorithm (F90)

```
DO timestep = 1, number of timesteps, extra stencil levels
  DO subdomain = 1, number of local subdomains
    CALL receive_messages_nonblocking(subdomain, timestep)
    DO extra stencil level = 0, extra stencil levels - 1
      CALL calculate entire timestep(subdomain,
             timestep + extra stencil level)
    END DO
    CALL send messages nonblocking(subdomain,
           timestep + extra stencil levels)
   END DO
END DO
```







New Algorithm (C)

```
for (timestep = 0;
     timestep < number of timesteps;
     timestep += extra_stencil_levels) {
  for (subdomain = 0;
       subdomain < number_of_local_subdomains; subdomain++) {</pre>
    receive messages nonblocking(subdomain, timestep);
    for (extra stencil level = 0;
         extra stencil level < extra stencil levels;
         extra_stencil_level++) {
      calculate_entire_timestep(subdomain,
        timestep + extra_stencil_level);
    } /* for extra stencil level */
    send_messages_nonblocking(subdomain,
      timestep + extra_stencil_levels);
  } /* for subdomain */
  /* for timestep */
```







Higher Order Numerical Schemes

- Higher order numerical schemes are great, because they require more calculations per mesh zone per timestep, which you need to amortize the cost of transferring data between RAM and cache. Might as well!
- Plus, they allow you to use a larger time interval per timestep (dt), so you can do fewer total timesteps for the same accuracy or you can get higher accuracy for the same number of timesteps.







Parallelize in Z

- Most weather forecast codes parallelize in X and Y, but not in Z, because gravity makes the calculations along Z more complicated than X and Y.
- But, that means that each subdomain has a high number of zones in Z, compared to X and Y.
- For example, a 1 km CONUS run will probably have 100 zones in Z (25 km at 0.25 km resolution).







Multicore/Many-core Problem

- Most multicore chip families have relatively small cache per core (for example, 1 4 MB per core at the highest/slowest cache level) and this problem seems likely to remain.
- Small TLBs make the problem worse: a few MB per core rather than 10-30 MB.
- So, to get good cache reuse, you need subdomains of no more than a few MB.
- If you have 150 3D variables at single precision, and 100 zones in Z, then your horizontal size will be 5 x 5 zones just enough for your stencil!







What Do We Need?

- We need much bigger caches!
 - 16 MB cache → 16 x 16 horizontal including stencil
 - 32 MB cache → 23 x 23 horizontal including stencil
- TLB must be big enough to cover the entire cache.
- It'd be nice to have RAM speed increase as fast as core counts increase, but let's not kid ourselves.

Keep this in mind when we get to GPGPU!





OK Supercomputing Symposium 2013



2003 Keynote: Peter Freeman **NSF** Computer & Information Science & Engineering **Assistant Director**



2004 Keynote: Sangtae Kim NSF Shared Cyberinfrastructure **Division Director**



2005 Keynote: Walt Brooks NASA Advanced Supercomputing **Division Director**



2006 Keynote: Dan Atkins Head of NSF's Office of Cyberinfrastructure Computing Center



2007 Keynote: Jay Boisseau Director Texas Advanced U. Texas Austin



2008 Keynote: José Munoz Deputy Office Director/ Senior Scientific Advisor NSF Office of Cyberinfrastructure



2009 Keynote: **Douglass Post** Chief Scientist US Dept of Defense **HPC Modernization** Program



2010 Keynote: Horst Simon **Deputy Director** Lawrence Berkeley National Science National Laboratory



2011 Keynote: Barry Schneider Program Manager **Foundation**



2012 Keynote: Thom Dunning Director National Center for Supercomputing Applications

2013 Keynote to be announced!

FREE! Wed Oct 2 2013 @ OU

http://symposium2013.oscer.ou.edu/

Reception/Poster Session Tue Oct 1 2013 @ OU Symposium Wed Oct 2 2013 @ OU



Supercomputing in Plain English: Multicore Tue March 12 2013



Thanks for your attention!

Q

Questions?

www.oscer.ou.edu



References

- [1] Image by Greg Bryan, Columbia U.
- [2] "Update on the Collaborative Radar Acquisition Field Test (CRAFT): Planning for the Next Steps." Presented to NWS Headquarters August 30 2001.
- [3] See http://hneeman.oscer.ou.edu/hamr.html for details.
- [4] http://www.dell.com/
- [5] http://www.vw.com/newbeetle/
- [6] Richard Gerber, The Software Optimization Cookbook: High-performance Recipes for the Intel Architecture. Intel Press, 2002, pp. 161-168.
- [7] RightMark Memory Analyzer. http://cpu.rightmark.org/
- [8] ftp://download.intel.com/design/Pentium4/papers/24943801.pdf
- [9] http://www.seagate.com/cda/products/discsales/personal/family/0,1085,621,00.html
- $[10] \verb|| http://www.samsung.com/Products/OpticalDiscDrive/SlimDrive/OpticalDiscDrive_SlimDrive_SN_S082D.asp?page=Specifications)| | Solid Products/OpticalDiscDrive/SlimDrive/OpticalDiscDrive_SlimDrive_SN_S082D.asp?page=Specifications)| | Solid Products/OpticalDiscDrive/SlimDrive/OpticalDiscDrive_SlimDrive_SN_S082D.asp?page=Specifications)| | Solid Products/OpticalDiscDrive/SlimDrive/OpticalDiscDrive/SlimDrive_SN_S082D.asp?page=Specifications)| | Solid Products/OpticalDiscDrive/SlimDrive/OpticalDiscDrive/SlimDrive/OpticalDiscDrive/SlimDrive/OpticalDiscDrive/SlimDrive/SlimDrive/OpticalDiscDrive/Slim$
- [11] ftp://download.intel.com/design/Pentium4/manuals/24896606.pdf
- [12] http://www.pricewatch.com/
- [13] http://www.intel.com/Assets/en_US/PDF/manual/248966.pdf



