


Supercomputing in Plain English

Instruction Level Parallelism

Henry Neeman, Director

Director, OU Supercomputing Center for Education & Research (OSCER)
Assistant Vice President, Information Technology – Research Strategy Advisor
Associate Professor, College of Engineering
Adjunct Associate Professor, School of Computer Science
University of Oklahoma
Tuesday February 3 2015











This is an experiment!


It's the nature of these kinds of videoconferences that FAILURES ARE GUARANTEED TO HAPPEN! **NO PROMISES!**

So, please bear with us. Hopefully everything will work out well enough.

If you lose your connection, you can retry the same kind of connection, or try connecting another way.

Remember, if all else fails, you always have the toll free phone bridge to fall back on.









PLEASE MUTE YOURSELF

No matter how you connect, **PLEASE MUTE YOURSELF**, so that we cannot hear you.

At OU, we will turn off the sound on all conferencing technologies.

That way, we won't have problems with echo cancellation.


Tue Feb 3 2015

Of course, that means we cannot hear questions.

So for questions, you'll need to send e-mail.

PLEASE MUTE YOURSELF.









PLEASE REGISTER

If you haven't already registered, please do so.


You can find the registration link on the SiPE webpage:

http://www.oscer.ou.edu/education/

Our ability to continue providing Supercomputing in Plain English depends on being able to show strong participation.

We use our headcounts, institution counts and state counts (since 2001, over 2000 served, from every US state except RI and VT, plus 17 other countries, on every continent except Australia and Antarctica) to improve grant proposals.









Download the Slides Beforehand


Before the start of the session, please download the slides from the Supercomputing in Plain English website:

http://www.oscer.ou.edu/education/

Tue Feb 3 2015

That way, if anything goes wrong, you can still follow along with just audio.










H.323 (Polycom etc) #1

If you want to use H.323 videoconferencing – for example, Polycom – then:

- If you AREN'T registered with the OneNet gatekeeper (which is probably the case), then:
 - Dial 164.58.250.51
 - Bring up the virtual keypad. On some H.323 devices, you can bring up the virtual keypad by typing:
 - (You may want to try without first, then with; some devices won't work with the #, but give cryptic error messages about it.)
 - When asked for the conference ID, or if there's no response, enter: 0409
 - On most but not all H.323 devices, you indicate the end of the ID with: #









H.323 (Polycom etc) #2

If you want to use H.323 videoconferencing – for example, Polycom – then:


If you ARE already registered with the OneNet gatekeeper (most institutions aren't), dial:

2500409

Many thanks to James Deaton, Skyler Donahue, Jeremy Wright and Steven Haldeman of OneNet for providing this.

Tue Feb 3 2015









Wowza #1

You can watch from a Windows, MacOS or Linux laptop using Wowza from the following URL:


http://jwplayer.onenet.net/stream6/sipe.html

Wowza behaves a lot like YouTube, except live.

Many thanks to James Deaton, Skyler Donahue, Jeremy Wright and Steven Haldeman of OneNet for providing this.

Tue Feb 3 2015









Wowza #2


Wowza has been tested on multiple browsers on each of:

Windows (7 and 8): IE, Firefox, Chrome, Opera, Safari

Tue Feb 3 2015

- MacOS X: Safari, Firefox
- Linux: Firefox, Opera









Toll Free Phone Bridge

IF ALL ELSE FAILS, you can use our toll free phone bridge:

800-832-0736

* 623 2874 #

Please mute yourself and use the phone to listen.


Don't worry, we'll call out slide numbers as we go.

Please use the phone bridge **ONLY** if you cannot connect any other way: the phone bridge can handle only 100 simultaneous connections, and we have over 500 participants.

Many thanks to OU CIO Loretta Early for providing the toll free phone bridge.

Tue Feb 3 2015









Please Mute Yourself

No matter how you connect, **PLEASE MUTE YOURSELF**, so that we cannot hear you.

(For Wowza, you don't need to do that, because the information only goes from us to you, not from you to us.)

At OU, we will turn off the sound on all conferencing technologies.

That way, we won't have problems with echo cancellation.


Tue Feb 3 2015

Of course, that means we cannot hear questions.

So for questions, you'll need to send e-mail.

PLEASE MUTE YOURSELF.









Questions via E-mail Only


Ask questions by sending e-mail to:

sipe2015@gmail.com

All questions will be read out loud and then answered out loud.

Tue Feb 3 2015









Onsite: Talent Release Form

If you're attending onsite, you **MUST** do one of the following:

complete and sign the Talent Release Form,


OR

sit behind the cameras (where you can't be seen) and don't talk at all.

Tue Feb 3 2015

If you aren't onsite, then PLEASE MUTE YOURSELF.









TENTATIVE Schedule

Tue Jan 20: Overview: What the Heck is Supercomputing?

Tue Feb 3: The Tyranny of the Storage Hierarchy

Tue Feb 3: Instruction Level Parallelism

Tue Feb 10: Stupid Compiler Tricks

Tue Feb 17: Shared Memory Multithreading

Tue Feb 24: Distributed Multiprocessing

Tue March 3: Applications and Types of Parallelism

Tue March 10: Multicore Madness

Tue March 17: NO SESSION (OU's Spring Break)

Tue March 24: NO SESSION (Henry has a huge grant proposal due)

Tue March 31: High Throughput Computing


Tue Apr 7: GPGPU: Number Crunching in Your Graphics Card

Tue Apr 14: Grab Bag: Scientific Libraries, I/O Libraries,

Visualization












Thanks for helping!

OU IT

- OSCER operations staff (Brandon George, Dave Akin, Brett Zimmerman, Josh Alexander, Patrick Calhoun)
- Horst Severini, OSCER Associate Director for Remote & **Heterogeneous Computing**
- Debi Gentis, OSCER Coordinator
- Jim Summers
- The OU IT network team
- James Deaton, Skyler Donahue, Jeremy Wright and Steven Haldeman, OneNet

- Kay Avila, U Iowa
- Stephen Harrell, Purdue U









This is an experiment!

It's the nature of these kinds of videoconferences that FAILURES ARE GUARANTEED TO HAPPEN! **NO PROMISES!**


So, please bear with us. Hopefully everything will work out well enough.

If you lose your connection, you can retry the same kind of connection, or try connecting another way.

Remember, if all else fails, you always have the toll free phone bridge to fall back on.

Tue Feb 3 2015









Coming in 2015!

Linux Clusters Institute workshop May 18-22 2015 @ OU

http://www.linuxclustersinstitute.org/workshops/

Great Plains Network Annual Meeting, May 27-29, Kansas City

Advanced Cyberinfrastructure Research & Education Facilitators (ACI-REF) Virtual Residency May 31 - June 6 2015

XSEDE2015, July 26-30, St. Louis MO

https://conferences.xsede.org/xsede15

IEEE Cluster 2015, Sep 23-27, Chicago IL

http://www.mcs.anl.gov/ieeecluster2015/

OKLAHOMA SUPERCOMPUTING SYMPOSIUM 2015, Sep 22-23 2015 @ OU SC13, Nov 15-20 2015, Austin TX

http://sc15.supercomputing.org/










Outline

- What is Instruction-Level Parallelism?
- **Scalar Operation**
- Loops
- Pipelining
- Loop Performance
- Superpipelining
- Vectors
- A Real Example









Parallelism

Parallelism means doing multiple things at the same time: You can get more work done in the same time.

Less fish ...


































More fish!











What Is ILP?

Instruction-Level Parallelism (ILP) is a set of techniques for executing multiple instructions at the same time within the same CPU core.


(Note that ILP has **nothing to do with multicore**.)

The problem: A CPU core has lots of circuitry, and at any given time, most of it is idle, which is wasteful.

The solution: Have different parts of the CPU core work on different operations at the same time:

If the CPU core has the ability to work on 10 operations at a time, then the program can, in principle, run as much as 10 times as fast (although in practice, not quite so much).










DON'T PANIC!










Why You Shouldn't Panic

In general, the compiler and the CPU will do most of the heavy lifting for instruction-level parallelism.

BUT:

You need to be aware of ILP, because how your code is structured affects how much ILP the compiler and the CPU can give you.









Kinds of ILP

- <u>Superscalar</u>: Perform multiple operations at the same time (for example, simultaneously perform an add, a multiply and a load).
- <u>Pipeline</u>: Start performing an operation on one piece of data while finishing the same operation on another piece of data perform different <u>stages</u> of the same operation on different sets of operands at the same time (like an assembly line).
- Superpipeline: A combination of superscalar and pipelining
 perform multiple pipelined operations at the same time.
- **Vector**: Load multiple pieces of data into special registers and perform the same operation on all of them at the same time.










What's an Instruction?

- **Memory**: For example, load a value from a specific address in main memory into a specific register, or store a value from a specific register into a specific address in main memory.
- Arithmetic: For example, add two specific registers together and put their sum in a specific register – or subtract, multiply, divide, square root, etc.
- *Logical*: For example, determine whether two registers both contain nonzero values ("AND").
- **Branch**: Jump from one sequence of instructions to another (for example, function call).

Tue Feb 3 2015

... and so on









What's a Cycle?

You've heard people talk about having a 2 GHz processor or a 3 GHz processor or whatever. (For example, consider a laptop with a 2.0 GHz i3.)

Inside every CPU is a little clock that ticks with a fixed frequency.


We call each tick of the CPU clock a <u>clock cycle</u> or a <u>cycle</u>.

So a 2 GHz processor has 2 billion clock cycles per second.

Typically, a primitive operation (for example, add, multiply, divide) takes a fixed number of cycles to execute (assuming no pipelining).











What's the Relevance of Cycles?


Typically, a primitive operation (for example, add, multiply, divide) takes a fixed number of cycles to execute (assuming no pipelining).

IBM POWER4 [1]

Multiply or add: 6 cycles (64 bit floating point)

Load: 4 cycles from L1 cache

14 cycles from L2 cache



• Add: 3 cycles

Subtract: 3 cycles

Multiply: 5 cycles

■ Divide: 21-45 cycles


Square root: 21-45 cycles

■ Tangent:147 – 300 cycles












Q

Scalar Operation



DON'T PANIC!










Scalar Operation

$$z = a * b + c * d;$$

How would this statement be executed?

- Load a into register R0
- 2. Load **b** into **R1**
- 3. Multiply R2 = R0 * R1
- 4. Load c into R3
- 5. Load d into R4
- 6. Multiply R5 = R3 * R4

- 7. Add R6 = R2 + R5
- 8. Store **R6** into **z**







Does Order Matter?


- 1. Load a into RO
- 2. Load **b** into **R1**
- 3. Multiply R2 = R0 * R1
- 4. Load c into R3
- 5. Load d into R4
- 6. Multiply **R5 = R3 * R4**
- 7. Add R6 = R2 + R5
- 8. Store **R6** into **z**

- 1. Load d into RO
- 2. Load c into R1
- 3. Multiply R2 = R0 * R1
- 4. Load **b** into **R3**
- 5. Load a into R4
- 6. Multiply R5 = R3 * R4
- 7. Add R6 = R2 + R5
- 8. Store **R6** into **z**

In the cases where order doesn't matter, we say that the operations are *independent* of one another.











Superscalar Operation


z = a * b + c *

Tue Feb 3 2015

- 1. Load a into RO AND load **b** into **R1**
- 2. Multiply R2 = R0 * R1 ANDload c into R3 AND load d into R4
- 3. Multiply R5 = R3 * R4
- 4. Add R6 = R2 + R5
- 5. Store **R6** into **z**

If order doesn't matter, then things can happen simultaneously. So, we go from 8 operations down to 5. (Note: There are lots of simplifying assumptions here.)









Loops




Loops Are Good

Most compilers are very good at optimizing <u>loops</u>, and not very good at optimizing other constructs.

```
Why?
```

```
DO index = 1, length
    dst(index) = src1(index) + src2(index)
END DO
for (index = 0; index < length; index++) {</pre>
    dst[index] = src1[index] + src2[index];
```










Why Loops Are Good

- Loops are **very common** in many programs.
- Also, it's easier to *optimize* loops than to optimize more arbitrary sequences of instructions: when a program does the same thing over and over, it's easier to predict what's likely to happen next.

So, hardware vendors have designed their products to be able to execute loops quickly.










DON'T PANIC!









Superscalar Loops (C)

```
for (i = 0; i < length; i++) {
  z[i] = a[i] * b[i] + c[i] * d[i];
```

Each of the iterations is **completely independent** of all of the other iterations; for example,


```
z[0] = a[0] * b[0] + c[0] * d[0]
```

has **nothing** to do with

$$z[1] = a[1] * b[1] + c[1] * d[1]$$

Operations that are independent of each other can be performed in **parallel**.









Superscalar Loops (F90)

Each of the iterations is **completely independent** of all of the other iterations; for example,

$$z(1) = a(1) * b(1) + c(1) * d(1)$$

has **nothing** to do with

$$z(2) = a(2) * b(2) + c(2) * d(2)$$

Operations that are independent of each other can be performed in **parallel**.








Superscalar Loops

```
for (i = 0; i < length; i++) {
  z[i] = a[i] * b[i] + c[i] * d[i];
```

- 1. Load a[i] into RO AND load b[i] into R1
- 2. Multiply R2 = R0 * R1 AND load c[i] into R3 AND load d[i] into R4
- 3. Multiply R5 = R3 * R4 ANDload a[i+1] into RO AND load b[i+1] into R1
- 4. Add R6 = R2 + R5 AND load c[i+1] into R3AND load d[i+1] into R4
- 5. Store R6 into z[i] AND multiply R2 = R0 * R1
- 6. etc etc etc

Once this loop is "in flight," each iteration adds only 2 operations to the total, not 8.









Example: IBM POWER4


<u>8-way</u> Superscalar: can execute up to 8 operations at the same time^[1]

- 2 integer arithmetic or logical operations, and
- 2 floating point arithmetic operations, and
- 2 memory access (load or store) operations, and
- 1 branch operation, and
- 1 conditional operation













Pipelining



Pipelining


Pipelining is like an assembly line or a bucket brigade.

- An operation consists of multiple stages.
- After a particular set of operands

Then, another set of operands

```
z(i+1) = a(i+1) * b(i+1) + c(i+1) * d(i+1)
can move into the stage that was just abandoned by the previous
set.
```










DON'T PANIC!










Pipelining Example

t = 0	t = 1	t = 2	t = 3	t = 4	t = 5	t = 6	t = 7
Instruction Fetch	Instruction Decode	Operand Fetch	Instruction Execution	Result Writeback	i = 1	L DON'T	PANIC!
	Instruction Fetch	Instruction Decode	Operand Fetch	Instruction Execution	Result Writeback	i = 2	
	i = 3	Instruction Fetch	Instruction Decode	Operand Fetch	Instruction Execution	Result Writeback	
DON'T PANIC!		i = 4	Instruction Fetch	Instruction Decode	Operand Fetch	Instruction Execution	Result Writeback

Computation time

If each stage takes, say, one CPU cycle, then once the loop gets going, each iteration of the loop increases the total time by only one cycle. So a loop of length 1000 takes only 1004 cycles. [3]










Pipelines: Example

Tue Feb 3 2015

Intel Haswell: pipeline length = 14-19 stages












Some Simple Loops (F90)

```
DO index = 1, length
  dst(index) = src1(index) + src2(index)
END DO
DO index = 1, length
  dst(index) = src1(index) - src2(index)
END DO
DO index = 1, length
  dst(index) = src1(index) * src2(index)
FND DO
DO index = 1, length
  dst(index) = src1(index) / src2(index)
END DO
DO index = 1, length
                              Reduction: convert
  sum = sum + src(index)
                              array to scalar
END DO
```










Some Simple Loops (C)

```
for (index = 0; index < length; index++) {</pre>
  dst[index] = src1[index] + src2[index];
for (index = 0; index < length; index++) {</pre>
  dst[index] = src1[index] - src2[index];
for (index = 0; index < length; index++) {</pre>
  dst[index] = src1[index] * src2[index];
for (index = 0; index < length; index++) {</pre>
  dst[index] = src1[index] / src2[index];
for (index = 0; index < length; index++) {</pre>
  sum = sum + src[index];
```










Slightly Less Simple Loops (F90)

```
DO index = 1, length
  dst(index) = src1(index) ** src2(index) !! src1 ^ src2
END DO
DO index = 1, length
  dst(index) = MOD(src1(index), src2(index))
END DO
DO index = 1, length
  dst(index) = SORT(src(index))
END DO
DO index = 1, length
  dst(index) = COS(src(index))
END DO
DO index = 1, length
  dst(index) = EXP(src(index))
END DO
DO index = 1, length
  dst(index) = LOG(src(index))
END DO
```










Slightly Less Simple Loops (C)

```
for (index = 0; index < length; index++) {</pre>
  dst[index] = pow(src1[index], src2[index]);
for (index = 0; index < length; index++) {</pre>
  dst[index] = src1[index] % src2[index];
for (index = 0; index < length; index++) {</pre>
  dst[index] = sqrt(src[index]);
for (index = 0; index < length; index++) {</pre>
  dst[index] = cos(src[index]);
for (index = 0; index < length; index++) {</pre>
  dst[index] = exp(src[index]);
for (index = 0; index < length; index++) {</pre>
  dst[index] = log(src[index]);
```










Loop Performance



Performance Characteristics

- Different operations take different amounts of time.
- Different processor types have different performance characteristics, but there are some characteristics that many platforms have in common.
- Different compilers, even on the same hardware, perform differently.
- On some processors, floating point and integer speeds are similar, while on others they differ.











Arithmetic Operation Speeds

Arithmetic Performance on Pentium4 EM64T (Irwindale 3.2 GHz)












Fast and Slow Operations

- **Fast**: sum, add, subtract, multiply
- **Medium**: divide, mod (that is, remainder), sqrt
- **Slow**: transcendental functions (sin, exp)
- **Incredibly slow**: power x^y for real x and y

On most platforms, divide, mod and transcendental functions are not pipelined, so a code will run faster if most of it is just adds, subtracts and multiplies.

For example, solving an N x N system of linear equations by LU decomposition uses on the order of N³ additions and multiplications, but only on the order of N divisions.










What Can Prevent Pipelining?

Certain events make it very hard (maybe even impossible) for compilers to pipeline a loop, such as:

- array elements accessed in random order
- loop body too complicated
- **if statements** inside the loop (on some platforms)

- premature loop exits
- function/subroutine calls
- I/O









How Do They Kill Pipelining?

- Random access order: Ordered array access is common, so pipelining hardware and compilers tend to be designed under the assumption that most loops will be ordered. Also, the pipeline will constantly <u>stall</u> because data will come from main memory, not cache.
- Complicated loop body: The compiler gets too overwhelmed and can't figure out how to schedule the instructions.







How Do They Kill Pipelining?

• <u>if statements</u> in the loop: On some platforms (but not all), the pipelines need to perform exactly the same operations over and over; **if** statements make that impossible.

However, many CPUs can now perform <u>speculative execution</u>: both branches of the **if** statement are executed while the condition is being evaluated, but only one of the results is retained (the one associated with the condition's value).

Also, many CPUs can now perform <u>branch prediction</u> to head down the most likely compute path.










How Do They Kill Pipelining?

- Function/subroutine calls interrupt the flow of the program even more than if statements. They can take execution to a completely different part of the program, and pipelines aren't set up to handle that.
- **Loop exits** are similar. Most compilers can't pipeline loops with premature or unpredictable exits.
- **I/O**: Typically, I/O is handled in subroutines (above). Also, I/O instructions can take control of the program away from the CPU (they can give control to I/O devices).










What If No Pipelining?

SLOW!

(on most platforms)











Randomly Permuted Loops

Arithmetic Performance: Ordered vs Random (Irwindale 3.2 GHz)











Superpipelining



Superpipelining

Superpipelining is a combination of superscalar and pipelining.

So, a superpipeline is a collection of multiple pipelines that can operate simultaneously.

In other words, several different operations can execute simultaneously, and each of these operations can be broken into stages, each of which is filled all the time.


Tue Feb 3 2015

So you can get multiple operations per CPU cycle.

For example, a IBM Power4 can have over 200 different operations "in flight" at the same time.[1]












More Operations At a Time

- If you put more operations into the code for a loop, you can get better performance:
 - more operations can execute at a time (use more pipelines), and
 - you get better register/cache reuse.
- On most platforms, there's a limit to how many operations you can put in a loop to increase performance, but that limit varies among platforms, and can be quite large.










Some Complicated Loops

```
DO index = 1, length
                                                madd (or FMA):
  dst(index) = src1(index) + 5.0 * src2(index) mult then add
END DO
                                                    (2 ops)
dot = 0
DO index = 1, length
                                            dot product
  dot = dot + src1(index) * src2(index)
                                              (2 ops)
END DO
DO index = 1, length
                                                  from our
  dst(index) = src1(index) * src2(index) + &
                                                  example
                src3(index) * src4(index)
 &
                                                  (3 ops)
END DO
DO index = 1, length
                                         Euclidean distance
  diff12 = src1(index) - src2(index)
                                             (6 ops)
  diff34 = src3(index) - src4(index)
  dst(index) = SQRT(diff12 * diff12 + diff34 * diff34)
END DO
```









A Very Complicated Loop

```
lot = 0.0
DO index = 1, length
    lot = lot +
                                       &
      src1(index) * src2(index) +
 &
      src3(index) * src4(index) +
      (src1(index) + src2(index)) *
                                       &
      (src3(index) + src4(index)) *
 &
                                       &
      (src1(index) - src2(index)) *
                                       &
      (src3(index) - src4(index)) *
 &
                                       &
      (src1(index) - src3(index) +
                                       &
       src2(index) - src4(index)) *
 &
      (src1(index) + src3(index) -
                                       &
 &
       src2(index) + src4(index)) +
 &
      (src1(index) * src3(index)) +
                                       &
      (src2(index) * src4(index))
END DO
```

24 arithmetic ops per iteration

4 memory/cache loads per iteration


Supercomputing in Plain English: Instruct Lev Par
Tue Feb 3 2015






Multiple Ops Per Iteration

Arithmetic Performance: Multiple Operations (Irwindale 3.2 GHz)









Supercomputing in Plain English: Instruct Lev Par
Tue Feb 3 2015



Vectors





What Is a Vector?


A <u>vector</u> is a giant register that behaves like a collection of regular registers, except these registers all simultaneously perform the same operation on multiple sets of operands, producing multiple results of the same kind.

In a sense, vectors are like operation-specific cache.

A <u>vector register</u> is a register that's actually made up of many individual registers.

A *vector instruction* is an instruction that performs the same operation simultaneously on all of the individual registers of a vector register.











Vector Register



$$v0 < -v1 + v2$$









Vectors Are Expensive

Vectors were very popular in the 1980s, because they're very fast, often faster than pipelines.

In the 1990s, though, they weren't very popular. Why?

Well, vectors weren't used by many commercial codes (for example, MS Word). So most chip makers didn't bother with vectors.

So, if you wanted vectors, you had to pay a lot of **extra money** for them.

Pentium III Intel reintroduced very small integer vectors (2 operations at a time). Pentium4 added floating point vector operations, also of size 2. The Core family doubled the vector size to 4, and Sandy Bridge (2011) added "Fused Multiply-Add," which allows 8 calculations at a time (vector length 4).

Q


A Real Example



A Real Example^[4]

```
DO k=2,nz-1
 DO j=2,ny-1
   DO i=2,nx-1
      tem1(i,j,k) = u(i,j,k,2)*(u(i+1,j,k,2)-u(i-1,j,k,2))*dxinv2
      tem2(i,j,k) = v(i,j,k,2)*(u(i,j+1,k,2)-u(i,j-1,k,2))*dyinv2
      tem3(i,j,k) = w(i,j,k,2)*(u(i,j,k+1,2)-u(i,j,k-1,2))*dzinv2
    END DO
  END DO
END DO
DO k=2,nz-1
 DO j=2,ny-1
   DO i=2,nx-1
      u(i,j,k,3) = u(i,j,k,1) -
                   dtbig2*(tem1(i,j,k)+tem2(i,j,k)+tem3(i,j,k))
 &
    END DO
  END DO
END DO
```











Real Example Performance

Performance By Method

Better














DON'T PANIC!










Why You Shouldn't Panic

In general, the compiler and the CPU will do most of the heavy lifting for instruction-level parallelism.

BUT:

You need to be aware of ILP, because how your code is structured affects how much ILP the compiler and the CPU can give you.









TENTATIVE Schedule

Tue Jan 20: Overview: What the Heck is Supercomputing?

Tue Feb 3: The Tyranny of the Storage Hierarchy

Tue Feb 3: Instruction Level Parallelism

Tue Feb 10: Stupid Compiler Tricks

Tue Feb 17: Shared Memory Multithreading

Tue Feb 24: Distributed Multiprocessing

Tue March 3: Applications and Types of Parallelism

Tue March 10: Multicore Madness

Tue March 17: NO SESSION (OU's Spring Break)

Tue March 24: NO SESSION (Henry has a huge grant proposal due)

Tue March 31: High Throughput Computing


Tue Apr 7: GPGPU: Number Crunching in Your Graphics Card

Tue Apr 14: Grab Bag: Scientific Libraries, I/O Libraries,

Visualization












Thanks for helping!

OU IT

- OSCER operations staff (Brandon George, Dave Akin, Brett Zimmerman, Josh Alexander, Patrick Calhoun)
- Horst Severini, OSCER Associate Director for Remote & **Heterogeneous Computing**
- Debi Gentis, OSCER Coordinator
- Jim Summers
- The OU IT network team
- James Deaton, Skyler Donahue, Jeremy Wright and Steven Haldeman, OneNet

- Kay Avila, U Iowa
- Stephen Harrell, Purdue U









Coming in 2015!

Red Hat Tech Day, Thu Jan 22 2015 @ OU

http://goo.gl/forms/jORZCz9xh7

Linux Clusters Institute workshop May 18-22 2015 @ OU

http://www.linuxclustersinstitute.org/workshops/

Great Plains Network Annual Meeting, May 27-29, Kansas City

Advanced Cyberinfrastructure Research & Education Facilitators (ACI-REF) Virtual Residency May 31 - June 6 2015

XSEDE2015, July 26-30, St. Louis MO

https://conferences.xsede.org/xsede15

IEEE Cluster 2015, Sep 23-27, Chicago IL


http://www.mcs.anl.gov/ieeecluster2015/

OKLAHOMA SUPERCOMPUTING SYMPOSIUM 2015, Sep 22-23 2015 @ OU SC13, Nov 15-20 2015, Austin TX

Tue Feb 3 2015

http://sc15.supercomputing.org/










OK Supercomputing Symposium 2015



2003 Keynote: Peter Freeman **NSF** Computer & Information Cyberinfrastructure Science & Engineering **Assistant Director**



2004 Keynote: Sangtae Kim **NSF Shared Division Director**



2005 Keynote: Walt Brooks NASA Advanced Supercomputing



2006 Keynote: Dan Atkins Head of NSF's Office of Division Director Cyberinfrastructure



2007 Keynote: Jay Boisseau Director Texas Advanced Computing Center



2008 Keynote: José Munoz Deputy Office Director/Senior Scientific Advisor NSF Office of U. Texas Austin Cyberinfrastructure



2009 Keynote: **Douglass Post** Chief Scientist US Dept of Defense **HPC** Modernization Program



2010 Keynote: Horst Simon Deputy Director National Laboratory



2011 Keynote: **Barry Schneider** Program Manager Foundation



2012 Keynote: Thom Dunning Director Lawrence Berkeley National Science National Center for Supercomputing **Applications**



2013 Keynote: John Shalf Dept Head CS Lawrence CTO, NERSC




2014 Keynote: Irene Qualters **Division Director** Advanced Berkeley Lab Cyberinfarstructure Division, NSF



Reception/Poster Session Tue Sep 22 2015 @ OU Symposium Wed Sep 23 2015 @ OU









Thanks for your attention!

Ð

Questions?

www.oscer.ou.edu



References

- [1] Steve Behling et al, *The POWER4 Processor Introduction and Tuning Guide*, IBM, 2001.
- [2] Intel® 64 and IA-32 Architectures Optimization Reference Manual, Order Number: 248966-015, May 2007.

http://www.intel.com/design/processor/manuals/248966.pdf

- [3] Kevin Dowd and Charles Severance, *High Performance Computing*, 2nd ed. O'Reilly, 1998.
- [4] Code courtesy of Dan Weber, 2001.
- [5] Intel® 64 and IA-32 Architectures Optimization Reference Manual

http://www.intel.com/content/dam/doc/manual/64-ia-32-architectures-optimization-manual.pdf

